UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/004,458	10/23/2001	Thomas Fung	2875.0440001	6843
26111 7590 05/04/2009 STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.			EXAMINER	
1100 NEW YO	RK AVENUE, N.W.		POPHAM, JEFFREY D	
WASHINGTON, DC 20005			ART UNIT	PAPER NUMBER
			2437	
			MAIL DATE	DELIVERY MODE
			05/04/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)	
10/004,458	FUNG ET AL.	
Examiner	Art Unit	
JEFFREY D. POPHAM	2437	

		CELLICE D. LOLLING	2407	
	The MAILING DATE of this communication appe	ears on the cover sheet with the c	correspondence address	
THE	REPLY FILED <u>17 April 2009</u> FAILS TO PLACE THIS APP	LICATION IN CONDITION FOR A	LLOWANCE.	
	The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Appe for Continued Examination (RCE) in compliance with 37 C periods:	replies: (1) an amendment, affidavi eal (with appeal fee) in compliance	t, or other evidence, which places the with 37 CFR 41.31; or (3) a Request	
a)	The period for reply expiresmonths from the mailing	g date of the final rejection.		
b)	no event, however, will the statutory period for reply expire to Examiner Note: If box 1 is checked, check either box (a) or (ater than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE	g date of the final rejection.	
have t under set for may re	MONTHS OF THE FINAL REJECTION. See MPEP 706.07(sions of time may be obtained under 37 CFR 1.136(a). The date been filed is the date for purposes of determining the period of ext 37 CFR 1.17(a) is calculated from: (1) the expiration date of the sthin (b) above, if checked. Any reply received by the Office later educe any earned patent term adjustment. See 37 CFR 1.704(b). CE OF APPEAL	on which the petition under 37 CFR 1.1 tension and the corresponding amount chortened statutory period for reply origing than three months after the mailing dat	of the fee. The appropriate extension fee nally set in the final Office action; or (2) as	
	The Notice of Appeal was filed on A brief in comp	liance with 37 CFR 41.37 must be	filed within two months of the date of	
	filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed wind MINDMENTS	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the appeal. Since a	а
3. 🔲	The proposed amendment(s) filed after a final rejection, k (a) They raise new issues that would require further cor (b) They raise the issue of new matter (see NOTE below	nsideration and/or search (see NO		
	(c) They are not deemed to place the application in bet appeal; and/or	ter form for appeal by materially red		
	(d) They present additional claims without canceling a converge NOTE: (See 37 CFR 1.116 and 41.33(a)).			
⁴. ∐	The amendments are not in compliance with 37 CFR 1.12		mpliant Amendment (PTOL-324).	
5. _ 6. _	Applicant's reply has overcome the following rejection(s): Newly proposed or amended claim(s) would be all		timely filed amendment canceling the	
7. 🔀	non-allowable claim(s). For purposes of appeal, the proposed amendment(s): a) [how the new or amended claims would be rejected is prov The status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: 1-4.8-12.14-16.18.22-24 and 26.		l be entered and an explanation of	
٨٥٥١١	Claim(s) withdrawn from consideration: DAVIT OR OTHER EVIDENCE			
8. 🔲	The affidavit or other evidence filed after a final action, burbecause applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).			
	The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary	vercome <u>all</u> rejections under appea	al and/or appellant fails to provide a	
] The affidavit or other evidence is entered. An explanation JEST FOR RECONSIDERATION/OTHER	n of the status of the claims after er	ntry is below or attached.	
	The request for reconsideration has been considered but See Continuation Sheet.	t does NOT place the application in	condition for allowance because:	
	Note the attached Information <i>Disclosure Statement</i> (s). (Other:	(PTO/SB/08) Paper No(s)		
	nmanuel L. Moise/ ervisory Patent Examiner, Art Unit 2437	/Jeffrey D Popham/ Examiner, Art Unit 2437		

Continuation of 7. The claims would be rejected in the same manner as in the final office action dated 2/17/2009, as the amendments have been made to correspond to the Examiner's interpretation of the claims provided with respect to the objections.

Continuation of 11. does NOT place the application in condition for allowance because: Applicant appears to separately argue that each of Nakaya, Yamaura, and Ghaffari do not disclose moving a first interrupt indicator, wherein moving the first interrupt indicator comprises setting the first interrupt indicator associated with the younger control record to disabled and setting the second interrupt indicator associated with the older control record to enabled. First noted is that no single reference need teach the entirety of a claim or limitation that is rejected based upon a 103 rejection using a combination of references. Therefore, one must look at the combination, as a whole, instead of applying piece-meal analysis to the references. Nakaya's teachings will be discussed with respect to each of Yamaura and Ghaffari below, and need not be separately discussed, as the final office action makes clear what is taught in Nakaya and what is not taught in Nakaya.

Yamaura discusses the enabling and disabling of interrupts via masking. The mask flag which enables or disables an interrupt is found in the interrupt controller (as one can see, this interrupt controller is equivalent to the interrupt controller 5000 found within Nakaya, figure 1, for example). Use of this mask flag will either enable the interrupt for being issued or disable the interrupt from being issued. Nakaya is directed to the delaying of interrupts until processing for all parallel computing parts of a particular set is completed. Therefore, Nakaya wishes for an interrupt to not be generated immediately upon completion of processing of a parallel computing part. Yamaura teaches how this is accomplished, via the enabling and disabling of interrupts through masking and the mask flag. In the combination, one will see that the mask flag will be set such that the interrupt is disabled upon completion of parallel computing parts in order to prevent the interrupt from being issued at this time. Nakaya teaches that, once all parallel computing parts of a set are processed, interrupts may then be generated. In the combination, one will note that, in order for an interrupt to be issued, the mask flag must be set such that the interrupt is enabled and can be issued. Therefore, the only way for the proper issuing of interrupts once processing is complete for all parallel computing parts of the set to proceed is by an interrupt being enabled via the mask flag of Yamaura. In other words, at least one interrupt will be enabled by use of the mask flag of Yamaura upon completion of the processing of all parallel computing parts of Nakaya, so that the proper interrupt(s) will be issued. Taking the combination, as a whole, the allowance and disallowance of interrupt issuance is provided via the mask flag of Yamaura, and the time at which interrupts are allowed to be issued or disallowed from being issued is provided via the parallel and serial processing of Nakaya.

With respect to Applicant's arguments regarding the moving of a first interrupt indicator as being a two step process, it is noted that this process need not occur all at once. Each step could be performed chronologically apart from the other. Therefore, the disabling of the first interrupt indicator and the enabling of the second interrupt indicator need not be done in one atomic process. The disabling of the first interrupt indicator may occur as processing of the first data completes or anytime thereafter, and the enabling of the second interrupt indicator may occur at the same time, when processing of the second data completes, or at another time (e.g. once processing of the set of parallel computing parts in Nakaya is done being processed). Therefore, one will note that the disabling of a first interrupt indicator within the claims could occur upon completing processing of the first data, and the enabling of a second interrupt indicator could occur upon completing processing of the second data, thereby resulting in an interrupt being generated upon enabling of this second interrupt indicator.

As seen in Ghaffari, the Command Chaining field is used to determine whether an interrupt should be generated after processing completes for a particular command. If this Command Chaining field is set, an interrupt is generated when the operation is complete, but if the Command Chaining field is clear, then an interrupt is not generated when the operation is complete. When viewing this teaching in light of the parallel processing of Nakaya, one will readily note the correspondence between the Command Chaining field of Ghaffari and the parallel processing features of Nakaya. In the combination, when a command is a parallel computing part, it will be processed by a processor of Nakaya, and other parallel computing parts of the parallel computing part set will be processed by other processors. Nakaya makes it clear that no interrupt is to be generated until after the processing of all of these parallel computing parts completes. Ghaffari teaches a mechanism by which this may be performed; the Command Chaining field. In the combination, this Command Chaining field will be cleared for parallel computing parts, such that an interrupt is not generated immediately after the command is processed. Ghaffari further teaches that this Command Chaining field is within the command block.